FPGA development meets IEC 62304 How to optimize and automate software lifecycle processes for FPGA based medical devices

Ingenieurbüro Tobias Baumann

www.elpra.de tobias.baumann@elpra.de

September, 24th 2020

FPGA Verification Day 2020 presented by TRIAS

About Me (really quick) Short Vita

- Studied physics and microsystems engineering at Albert-Ludwigs University Freiburg
- Developed FPGA devices for IMTEK (Institut für Mikrosystemtechnik) and COMPASS Experiment at CERN
- Worked as FPGA development and verification engineer for a development service provider in medical and video processing
- Doing now the same as a self-employed and added DevOps engineering to my portfolio
- You're interested or want to know more? Just mail, call or invite me.



INSTITUT FÜR MIKROSYSTEMTECHNIK





Table of Contents

- Introduction
 - What is this presentation about and what not?
 - What is IEC 62304?
- Verification strategies and requirements coverage
 - Some example strategies from daily work
 - Optimized verification strategies
 - VUnit A HDL testing framework
 - Example Projects
 - Functional and Code Coverage
 - General Stuff
 - Modelsim / Questasim Example
 - Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
 - Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool
 - Summary and Book Recommendations

Table of Contents

Introduction

What is this presentation about and what not?What is IEC 62304?

- Verification strategies and requirements coverage
 - ullet Some example strategies from daily work $\mathbb N$
 - Optimized verification strategies
 - VUnit A HDL testing framework
 - Example Projects
- Functional and Code Coverage
 - General Stuff
 - Modelsim / Questasim Example
- Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
- 5 Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool

Summary and Book Recommendations

What is this presentation about and what not?

- It's not about IEC 62304 itself
 - The IEC 62304 is large and complex. It's impossible to talk about it in detail in only 45 minutes.
 - The whole standard is too boring for FPGA developers let project leaders deal with this, they get paid for it. ;-)
- It's about defining a modern and automated FPGA verification process and hopefully gives some ideas for a modern software stack.
 - And we will see how good it works with the IEC 62304.
 - But it's also a good process for everyone not in medical, everyone can learn from this presentation. :-)
- I'm not a IEC 62304 expert / auditor / consultant (remember: it's boring). It simply represents my experiences with my customers in medical industries.
- It focuses on beginners in FPGA verification automation experience has shown that it is more probabilic to have beginners in a random sample of listeners than experts. If I'm wrong - I'm sorry!

- Why can FPGA developers learn from it?
 - Most often FPGA developers are electrical engineers and have a poor education in modern software development techniques ⇒(Yes, we all develop hardware but the design entry and techniques are the same than developing software ;-)).
 - How can externals like me help? Nearly every FPGA developer (I know) doesn't have any free time to
 - lay down work,
 - learn about process automation/optimization or DevOps principles
 - and establish modern development processes in their companies.
- What if I already know everything?
 - Enjoy the Buzzword bingo maybe there is still a chance you will hear something new.

- International standard which specifies **software lifecycle requirements** for developing medical products
- Standard is applicable on standalone medical software and **embedded medical software** (and FPGAs? - see next slide)
- It covers the **development** and maintenance process
- It **doesn't cover a specific** verification/validation and release process!
 - This does not mean you don't have to verify your software,
 - but it doesn't tell you how your software must be tested.
 - You must define verification strategies, evaluate them and document them in your software development plan.

Introduction in IEC 62304 Are FPGAs covered by IEC 62304?

Important question:

Is FPGA development hardware or software development?

Difficult question - easy answer:

- IEC 62304 only covers software lifecycle requirements!
- Let's assume that FPGA development is covered by IEC 62304 and auditors shall decide.



Introduction in IEC 62304

Relevant clauses for this presentation

- 5 Software Development
 - 5.1 Development Planning
 - 5.2 Requirements Analysis
 - 5.3 Architectural Design
 - 5.4 Detailed Design
 - 5.5 Software Unit Implementation and Verification
 - 5.6 Software Integration and Integration Testing
 - 5.7 Software System Testing
 - 5.8 Release
- 6 Software Maintenance
- 7 Software Risk Management
- 8 Software Configuration Management

Note

Integration testing and system testing can be combined in one test plan (see clause 5.6.4).

Ingenieurbüro Tobias Baumann

Introduction in IEC 62304

Terminology



- Software architecture must be documented in design specification which describes the structure and identifies the Items / Units.
- Items / Units and their interfaces must be specified, documented (this are only a class C clauses) and verified.
- Safety Classes: Software System starts with class C, every Item / Unit can have its own class.

IEC 62304 Safety Classes

Class A No injury or damage to health possible.

Class B No serious injury possible.

Class C Death or serious injury possible.

Notes

- The higher the class, the higher the amount of required documentation. (makes sense!)
- Safety class can by decreased by implementing hardware based risk control measures. (only one level possible!)

Introduction in IEC 62304

Terminology - Example FPGA Design



Ingenieurbüro Tobias Baumann

	Focus on	Clause	Min. Safety Class
Software Implementation	Units	5.5.5	В
Software Integration	Items	5.6.2	В
Software Regression Tests	Items	5.6.2	В
Software System	System	5.7.x	В

Notes

- Documentation mentioned here is about the verification itself and the results, not the design!
- Integration and system can be done within a single test plan.

Table of Contents

Introduction

What is this presentation about and what not?What is IEC 62304?

2 Verification strategies and requirements coverage

- Some example strategies from daily work
- Optimized verification strategies
- VUnit A HDL testing framework
- Example Projects

Functional and Code Coverage

- General Stuff
- Modelsim / Questasim Example
- Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
- Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool

Summary and Book Recommendations

Verification strategies and requirements coverage

Some examples for software unit testing

Example:

Requirement A UART interface is provided between the FPGA and the microcontroller device.

- Class C The patient can seriously be harmed if this UART interface fails.
- Test plan The verification engineer picks an specific oscilloscope, makes specific settings, places the probes and verifies that the display shows the expected results.

Question:

Why is this a problem? It totally fullfils the IEC 62304 requirements if documented and evaluated correctly!

Serious problems with this approach:

- Lets assume only a single char is transmitted via UART. How can functional coverage be guranteed? Making 256 oscilloscope shots?
 ⇒ Lack of coverage can have a huge impact on safe operation!
- Using hardware for software verification
 - increases costs by buying hardware and measurement equipment.
 - increases costs by hiring engineers.
 - makes tracing test results difficult because a lot of office work is to do.
- Humans make errors machines too but with way less probability!

Verification strategies and requirements coverage

Improvements on the example

Example: Better test strategy

Test plan A verification engineer runs a **self-checking testbench**, which generates a set of stimulus and checks the UUT output, to verify the software unit.

Is everything fine now?

This approach is way better, but not perfect!

- Functional coverage can be much improved (e.g. by coding a stimulus generator and checker or using state-of-the-art verification components),
- but still a lot manual work to do (run testbench, create test report, ...).

Example: Pretty good test strategy

Test plan A self-checking testbench within a **testing framework** is invoked for every test automatically after every commit (into the software configuration management system).

Is everything fine now?

Some details can be improved, but very good for the moment. :-)

• Run tests with every commit (e.g. using Git Hooks, Gitlab CI, Github Actions, ...)

 \Rightarrow "Test early and often strategy" (find bugs as early as possible)

• Use tools to automatically generate test reports (e.g. using Python packages *reportlab*, *xlsxwriter*, ...)

Optimized verification strategies

Ideal vs non ideal testing pyramid



The ideal testing automation pyramid

The non-ideal testing automation pyramid

VUnit - A HDL testing framework

Introduction - What is VUnit?

What is VUnit?

- An open source unit testing framework for VHDL/SystemVerilog.
- Python test suite runner that enables powerful test administration, can continue testing after fatal run-time errors (e.g. division by zero), and ensures test case independence.
- Automatic scanning of files for tests, file dependencies, and file changes enable automatic (re)compilation and execution of test suites.
- Support for running test benches with multiple generic/parameter settings.
- Assertion checker library that extends VHDL built-in support (assert).
- Requirements trace-ability through JSON Export and test attributes.
- Outputs JUnit report files for Gitlab (or Jenkins) integration.

VUnit - A HDL testing framework

Introduction - Why using VUnit?

Why using VUnit?

- Open Source (Mozilla Public License, v. 2.0)
- It is Python based. You can ...
 - create test reports as PDF, Excel Sheet and many other formats.
 - easily create stimuli and test vectors (e.g. write and examine a video algorithm in Python and use this piece of code as golden model for your testbench).
 - do everything that Python can do Python is also easy to learn and very powerful!
- Many simulation tools are supported, e.g. Modelsim / Questasim and the open source simulator GHDL.
- VUnit developers (Lars Asplund, et al.) are very active and supportive. Follow the project on Github: https://github.com/VUnit/vunit

Introduction - How does VUnit work?

How does VUnit work?

- Create a Python script as runner (e.g. run.py) and instantiate VUnit.
- Specify UUT / testbench HDL files and associate them to a library.
- Set tests and their configurations (e.g. multiple generics settings).
- Add additional Python code, e.g. for ...
 - creating stimulus from golden models.
 - creating requirement coverage reports.
 - A lot more be creative, there's nothing Python can't do and nearly every problem is solved by a specific Python package!
- Run the Python runner script from command line (maybe with specific arguments) to start compilation and simulation.
- See the results on command line and archive the generated artefacts.

(Let's see an example to demonstrate.)

VUnit - A HDL testing framework

Example Project

Example project

https://gitlab.com/Elpra/fpga-verification-days-2020-examples/vunit-example

Compiling into vunit_lib: .///.local/lib/pythom3.8/site-packages/vunit/vhdl/check/src/check_deprecated_pkg.vhd Compiling into vunit_lib://local/lib/pythom3.8/site-packages/vunit/vhdl/vunit_context.vhd Compiling into tb_lib: tests/tb_uut.vhd	passe passe passe
Compiling into vunit_lib: ./././.local/lib/python3.8/site-packages/vunit/vhdl/check/src/check.vhd Compile passed	passed
Starting tb_[lb.tb_uut.Data Width 4 Dutput file: vunit.out/tset sutput/tb_lb.tb_uut.Data_Width_4_d625945e741537b5c28feefdc405a28181816512/output.txt pass (P=1 5=0 F=0 T=4) tb_lb.tb_uut.Data Midth 4 (0.7 seconds)	
Starting tb_lib.tb_uur.Data Width 8 Output file: wwit.ou/rtest_output/b_lib.tb_uuf.Data_Width_8_38fc82ee3ac37fed7b5c9d53c6addf8e74d61881/output.txt pass (P=2 S=0 F=0 T=4) tb_lib.tb_uut.Data Width 8 (0,2 seconds)	
Starting th_lib.th_put_Data Width 16 Durput file: wunt_puttyte_toupur/b_lib.th_put.Data_Width_16_dReg544e780ff8726464cadf0beab97ce1ba2cc6/output.txt pass (P+3 S+0 F+0 T+4) tb_lib.tb_put.Data Width 16 (1.0 seconds)	
Starting tb.lb.tb.uut.Data Width 32 Output file: wint.put/tst.chupy/tb.lb.tb.uut.Data_Width_32_a7eLocaff24fd36d7d893d2ba7a5323642b29a73/output.txt pass (P+4 S+0 F+0 T+4) tb.lb.tb_uut.Data Width 32 (0:1 seconds)	
==== Sunmary ========================	
pass tb_lub.tb_uut.Data Width 4 (0.7 seconds)	
pass tb_lib.tb_uut.Data Width 16 (1.0 seconds)	
pass tb_lib.tb_uut.Data Width 32 (0.1 seconds)	
pass 4 of 4	
Total time was 2.0 seconds Elepsed time was 2.0 seconds	
All passed! [baumannt@devel-laptop vunit-example]\$	

FPGA development meets IEC 62304

25/61

A little overview

Folder structure

- bin Contains start and document creation script.
- src Contains the UUT sources and patches (based on schematic design entry).
- tests Contains configuration YAML data and Python helper scripts.
- $\bullet~{\rm tests/libs}$ Contains simulation models for external devices
- tests/model_tests Contains VHDL tbs and run.py for model verification.
- tests/sub_tests Contains VHDL tbs and run.py for SW Units verification.
- tests/system_tests Contains VHDL tbs and run.py for SW Items integration testing (post-synthesis simulation).

Verification flow - completely automated with every commit

Preparation step - just to have a chance to simulate the horror

- Apply patches using git apply.
- **2** Create a post-synthesis VHDL model using a set of Quartus CLI tools.
- **③** Translate schematics to VHDL files using quartus_map.
- **2** Execute VUnit runners in model_tests, sub_tests and sub_tests.
 - Read configuration YAML
 - Oreate set of VHDL dependencies and compile them
 - Oreate simulation configuration
 - Q Run simulation
 - 6 Repeat this for every runner
- Solution Create test report from verification results / artefacts.

Automation with every commit

We will see later how this is automated with Docker containers.

A Real Example

YAML configuration file (part 1)

1	T.	test types:	
2		 simulation 	<pre>model # Verfies simulation models</pre>
3		 submodule 	# VHDL simulation from netlist convertion
4		 system 	# Post synthesis simulation
5			
6	T	requirements:	
7	∇	P12345678:	Software System ID
8		SRS0001: a	cepted # Here could also be more information about the requirement, to generate the documents automatically
9		SRS0002: re	jected
10		SRS0003: a	cepted
11		SRS0004: a	cepted
12			
13	T	simulation mode	ls:
14		 Propriatery 	UART
15		 SRAM 	
16		- ADC	
17			
18	T	tb_sram:	
19		id: 1	
20		test type: s	mulation model
21		name: "SRAM]	nterface"
22		description:	"Verifies the simulation model for SRAM interface."
23	V	req coverage	
24		P12345678:	0
25		sim coverage	["SRAM"]
26		<pre>generics: {}</pre>	
27		sim options:	0
28			
29	Ψ.	tb_uart:	
30		ld: 2	
31		test type: s	mulation model
32		name: "Propr	atery UART"
33		description:	"Verifies the simulation models for the UART interface."
34	~	req coverage	
35		P12345678:	
36		sim coverage	["Propriatery UAKI", "SRAM"]
37		generics: {}	
38		sim options:	17

A Real Example

YAML configuration file (part 2)

```
40 v tb_adc:
        id: 3
       test type: simulation model
       name: "ADC Model"
44
       description: "Model of ADC with serial interface."
45 💌
       reg coverage:
46
        P12345678: {}
       sim coverage: ["ADC"]
48
       qenerics: {}
       sim options: {}
51 vtb_fpga_version_readout:
       id: 4
       test type: system
54
       name: "SRAM Interface - FPGA Version Readout"
       description: "Verfies that FPGA version and revision can be read out correctly."
56 🔻
       req coverage:
        P12345678: ["SRS0001", "SRS0003"]
       sim coverage: ["SRAM"]
59 💌
       generics:
60
         FPGA VERSION: 2
         FPGA_REVISION: 1
       sim options: {}
64 v tb adc dsp:
       id: 5
       test type: submodule
67
       name: "ADC Data Processing"
       description: "Verifies that ADC data processing works as expected."
69 🔻
       req coverage:
        P12345678: ["SRS0003", "SRS0004"]
       sim coverage: ["ADC"]
       generics: {}
       sim options: {}
```

A Real Example

The core of the runner

```
def create_test_configs(vu, test_type, test_folder):
          tb_lib = vu.add_library("tb_lib")
         tb lib.add source files("tests/*.vhd")
         tb lib.add source files("tests/" + test folder + "*.vhd")
         TEST CONFIG YAML PATH = 'tests/test config.yml'
         with open(TEST CONFIG YAML PATH, "r") as read file:
             yaml_objects = yaml.load_all(read_file, Loader=yaml.FullLoader)
             testbenches = []
             for vaml object in vaml objects:
                  for yaml name, yaml params in yaml object.items():
                     if yaml name.lower() not in (tb.name for tb in tb lib.get test benches()):
                          continue
                     testbench_name = yaml_name
                     config params = vaml params
                     assert config params["test type"] == test type, "Wrong type of test!"
                     testbenches.append(tb lib.entity(testbench name))
                     testbench = testbenches[-1]
                     # Check requirements integrity for items
                     for item in config_params["req coverage"]:
                          text = "Requirement error in " + testbench name + " for " + item
                          assert set(config_params["reg coverage"][item]).issubset(reguirements[item]), text
                     text = "Requirement error in " + testbench name + " for simulation models"
                     assert set(config params["sim coverage"]).issubset(simulation models), text
                     attributes = {}
37 💌
                     for attr in ("id", "description", "req coverage", "sim coverage"):
                          attributes["." + attr] = config params[attr]
                     generics = config_params["generics"]
                     all_srs = []
                     if "P12345678" in config params["reg coverage"]:
                          for srs in config_params["req coverage"]["P12345678"]:
                              all srs.append(str(int(srs[-4:])))
                          if len(all srs) > 0:
                              generics["REOS LIST"] = '.'.join(all srs)
                     testbench.add config(
                          name=config_params["name"],
                          generics=generics.
                          attributes=attributes
```

Requirements Coverage

A24111111111111111111111111111111111111	1	
Planninger	1	in Second Annual Control
		and the second
Some man	Contraction of the	A Second Lower
Scont martin	Sector Sector	4.18uk.te
Constituents.	a manual second	K.SHIRA N
Samerican		a billed to
Annument	6 8	W. Miller (1999)
Transel Marriel	(Contraction of the	A MARK AND A
PS ####UUIIIII.S#F	(Semi-R)	A Mond at
starrent manager,	(Second S)	in Second 210
Same market		A Mind Av
Simmun	(Same)	A SHOUL AN
Stamminkarph.	2	4 Stilled by
Southern Street	A strength	A Shink As
Scoppettinger	- Buildings	A Mint te
Name of Street, or other	()===== ?	A blind As an user
A REAL PROPERTY OF	The second second	
PC4110111000000	A DECEMBER OF A	
Pratticipation .	-	K. Sellingel and lage
Sammer .		k, Siliad, and her
Samming and	State of the local division of the local div	
At some 11 and the	Q	A Mink water
Constituend	-	6. Million and a state
Greener that while	-	A Shink you party
PARTICIPACIÓN DE LA CONTRACTA	():=====_X	A MELICE
Constitution in the		A MARKET AND

Verification Results

Tormate	Testera	Hoppment	10004
and local	A. Julian A. Jus	Propertoreacted	-
ante, Must	Pr.3dlind.bu	P VARIATION MALTIN	-
percent.	a added to	FURDALLERING	
hult, been	In Indianal, spream	 FUBBLET/URISSIA 	-
and chemical sectors.	Scheling (#1088.018#40211	-
solic, here:	AL BARRIER	# Lise of all social	-
solt, inst	R. Solitudi (A	- FORDERSTER	a designed in
and press.	 Buildford at 	710801-018030	-
main strain	a bend a	FIRESTANASIA	-
pain. (singl	R. Johnson, J. commun.	F 108 HT DRIMME	and the second
ada, Mal	Fightline, Louise	A PUBLICATION	-
pechat	a addad. 1 mma	Plink BLOW BOOM	-
perclass.	N. Solitadi, Lanna	CO PUBLICATION	-
gain, here	h, hdtad, jume	P Lak (1. 94 Acco)	-
gain bint	h. belinet, I some	P Listen and Accord	-
para, bear	N. Solitad. J. come	- #1186107.0#160008	-
pinet birms	R. Salinati Law	Product adjustic	-
one level	A MONT OF	Prosperior and a second	-
(###,3m#)	8. Se	FILEBUCT BROWNER	-
pate, Must	N. Sector 1 and	* U46/01/08/0017	(second
anin, Must	Pr. Bellindi, Lumme	POSEDURALITY	-
pencies.	in indianal r some	russionstr	
gain, here	in indiant. Comme	- Phaselinkaste	-
gain bios	St. Selling County	#Userradioner	-
pain, loss	n, hiddad,), some	- FORDER (MARCE)	-
pinet birms	R. Stillad J. online	Plost to personal	-
per les	A 3dial Looks	FIRESTORNER	-
para junt	R.Millell. Looks	# Madum Webbook	and the local division of
principles.	St. Addiend () makes	Picelost an anno	-
ada, Mal	Fijhdlind, Jamin	P VISBORI UN NATUR	-
pecter	in Schull Lanne	FURBRIDE	
pen, tem	in indiant. (prome	- FURDING MILLER	-
sale lesse	A belief sets loss	# Magint all socol	-

Table of Contents

Introductio

What is this presentation about and what not?What is IEC 62304?

Verification strategies and requirements coverage

- ullet Some example strategies from daily work $\mathbb N$
- Optimized verification strategies
- VUnit A HDL testing framework
- Example Projects

Functional and Code Coverage

- General Stuff
- Modelsim / Questasim Example
- Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
- Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool

Summary and Book Recommendations

Defining Software Unit Acceptance Criteria

Define acceptance criterias - when is verification done?

IEC 62304 prescribes the definition of acceptance criterias. These need to be documented within software development plan (clause 5.1.6).

Some important acceptance criteria

- **Design Guidelines** (maybe technology dependend, e.g. reset handling, clock-domain-crossing!)
- Coding Guidelines see clause 5.5.3
- Static Code Analysis (Linting) see clause 5.5.4 (additional acceptance criterias)
- Functional Coverage see clause 5.5.2
- Code Coverage see none normative part of IEC 62304:2015

^{• . . .}

Functional and Code Coverage

Excourse: Acceptance criteria checking automation

Also the other criterias can be automated!

A lot tools are available for the other points, e.g.:

- See Questa Formal Solutions & Apps, e.g. for clock domain crossing
- Code Climate a coding review and statical analysis tool (see https://codeclimate.com for VHDL / Verilog a own and maybe technology dependend engine needs to be developed!)
- Synthesis and P&R messages can also help to find problems in a early development state.

Θ ...

And even the System Test can be automated

... by using a hardware-in-the-loop verification environment. (Very expensive but very effective verification environment!)

Ingenieurbüro Tobias Baumann

FPGA development meets IEC 62304

Functional Coverage

is a metric which shows **how much of our functionality** has been covered by our verification environment.

Our counter example from previous section

- Waiting for 5 cycles after clock enabling \Rightarrow would cover only 5 output states of the counter ($\approx 2\%$ for 8 bit counter).
- Assuming 64 bit counter: Simulation would never end (maybe think about formal verification).

Define acceptance criterias for functional coverage

Define meaningful metrics and argue why they make your product safe.

Code Coverage

is a metric which shows **how much of our source code** has been executed by our verification environment.

Most important code coverage types in IEC 62304

Statement Analyzes that every line of code is executed at least once.

Some Pseudo-Code: if (a or b) then x := 0; else x := 1; endif;

Branch Analyzes that every branch is executed at least once (e.g. a sticks to true and b is variied).

Condition Analyzes decisions made in "if". Every condition expression is at least once true and false (a is variied and b is variied).

Functional and Code Coverage

When is testing complete and done?

Simple answer:

When for every data signal every state combination and permutation of transistions are simulated and verified.

- Not possible even in smaller designs!
- Formal Verification tools can help, but aren't enough we can do.

An IEC 62304 related answer (with examples)

We need to specify criterias and argue within our risk management why we go our way (remember: IEC 62304 doesn't tell us how we have to verify!)

- Defining Golden Models from where we generate testvectors from and specify against them.
- Creating random stimulus and defining coverage metrics.
- This can pretty good be combined with assertion-based verification!
- Using verification IPs which are already evaluated and verified.

Functional Coverage

Tools Summary

Open Source Tools (those I know and use)

- OSVVM (Open Source VHDL Verification Methodology every FPGA verification engineer should know)
- UVVM (Universal VHDL Verification Methodology the real expert is here ;-))
- VUnit (includes some verification IPs and extended VHDL assertions)

Commercial Tools

- Mentors offers a lot of stuff as Trias / Mentor for more information.
 - PSL, Verification IPs, Formal Verification Apps, ...
 - UVM (as UVVM but for SystemVerilog)
 - OVM (Open Verification Methodology never used it)
 - $\bullet\,$ very much more \ldots , ask Trias / Mentor for more information
- Never used other vendors, but I'm sure there are a lot good tools on the market.

IEC 62304 only gives a recommendation.

Min. Safety Class	Code Coverage Type
А	Statement Coverage
В	Branch Coverage
С	Modified Condition/Decision Coverage

My personal recommendation for a verification process

- Code coverage can help to make software safer and are state-of-the art in modern software engineering.
- Define metrics that make sense, e.g. coverage percentage must be increased with every iteration. Decreasing must be argued with a really important reason!
- Creating code coverage metrics are very easy, there is no reason to avoid!

Modelsim / Questasim Example



FPGA development meets IEC 62304

Modelsim / Questasim Example

🛓 🗽 🕼 Testplan Design DesUnits	Que	sta D	esign	Cove	rage									
= <mark>⊨ tb_uut</mark>	Scope: /tb_uut													
'∎uut	Instance (tb) Design I wor Languag VHI Source I test	a Path: uut Unit Name k.tb_uut(rt ge: DL File: s/tb_uut.vh ge Sumr	a: II d nary By Ins Statement -	stance:	Togale -	Assertion								
	TOTAL	79.58	66.66	66.66	85.00	100.00								
	tb_uut	100.00]		100.00								
	uut	72.77	66.66	66.66	85.00	-								
	Local Total C	Instance	Coverage	Details:		100.00%	100.00%	Recursive Hier Total Coverage:	rarchic	al Co	verage D)etails:	82.97%	79.58%
	Covera	ge Type 4	Bins ∢ Hits	 Misses - 	• Weight •	• % Hit •	Coverage 🛪	Coverage Type 4	Bins	Hits	Misses 🖣	Weight 🛛	% Hit 4	Coverage -
	Asserti	ons	1	1 () 1	100.00%	100.00%	Statements	3	2	1	1	66.66%	66.66%
								Branches	3	2	1	1	66.66%	66.66%
								Toggles	40	34	6	1	85.00%	85.00%
								Assertions	1	1	0	1	100.00%	100.00%

Coverage Report Summary Data by file

= File: src/uut.vhd	6	3			
Enabled Coverage	Active	Hits	Misses %	Covered	
Stmts	3	2	1	66.66	
Branches	3	2	1	66.66	
Toggle Bins	40	34	6	85.00	

TOTAL ASSERTION COVERAGE: 100.00% ASSERTIONS: 1

Total Coverage By File (code coverage only, filtered view): 72.77%

Modelsim / Questasim Example

Little modification - much effort

Without Coverage

```
vlib uut_lib
vlib tb_lib
vmap work tb_lib
vcom -2008 -work uut_lib {src/uut.vhd}
vcom -2008 -work work {tests/tb_uut.vhd}
vsim tb_uut
run -all
```

With Coverage

```
vlib uut_lib
vlib tb_lib
vmap work tb_lib
vcom -2008 -work uut_lib +cover=bcesxf {src/uut.vhd}
vcom -2008 -work work {tests/tb_uut.vhd}
vsim -coverage tb_uut
run -all
```

Table of Contents

Introductio

What is this presentation about and what not?What is IEC 62304?

Verification strategies and requirements coverage

- ullet Some example strategies from daily work $\mathbb Q$
- Optimized verification strategies
- VUnit A HDL testing framework
- Example Projects
- Functional and Code Coverage
 - General Stuff
 - Modelsim / Questasim Example
 - Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
- Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool

Summary and Book Recommendations

Verification environments

Reproducibility - What does IEC 62304 require?

Clause 5.6.7 - Integration test record contents

- We must keep sufficient documents to allow the test to be repeated.
- This can be documents about verification environments (including software tools) which where used for the verification.
 - Simulator name and version
 - Version of IPs, e.g. FPGA primitive simulation models
 - Test vector generators?

Clause 5.8.5 - Documentation of the build process

- We must describe the build process. Which tools where used and how where they invoked?
 - FPGA vendor tools for synthesis, Place & Route.
 - Additional tools for generating the bitstream.
 - Everything else what was used to create the release.
- The release process must also be reproducible!

Verification environments

What is Docker?

- Free software to isolate applications within a container
- Containers are isolated from one and each another and bundle their own software, libraries and configuration files.
- All containers are run by a single operating system kernel and therefore use fewer resources than virtual machines.
- Creation of container image is based on a *Dockerfile*.





Ingenieurbüro Tobias Baumann

Verification environments

How does it help?

- The Dockerfile completely specifies what components are within a Docker image.
- The Dockerfile is easy to track and to version it's a simple text file. (Think about a problem occuring in the field, you simply can go back to every development / verification environment).
- Your verification environment needs to be evaluated and qualified. Using Docker you can automate this process!
- When a image is created, the applications within can be used on every physical machine where Docker is available. It doesn't depend on your active development machine. ⇒ Think about FPGA vendor tools which are only running on Win XP machines!
- Virtual machines can do this too? Yes, but not even close that productive.
- If you want to get rid of your powerful local machines (e.g. for large synthesis jobs), you can easily move those processes into the cloud.

Ingenieurbüro Tobias Baumann

47 / 61

Docker Example

Example - Create a container with Altera and Modelsim

```
ARG INSTALL_DIR=/opt/altera/13.0sp1
FROM centos:7 AS base
LABEL maintainer="Tobias Baumann <tobias.baumann@elpra.de>"
RUN yum -y update && \
  yum install -y \
        compat-libstdc++-33.i686 expat.i686 fontconfig.i686 freetype.i686 glibc.i686 \
        gtk2.i686 libcanberra-gtk2.i686 gtk2-engines-2.18.4-5.el6.centos.i686 libpng.i686 \
        libICE.i686 libSM.i686 libuuid.i686 ncurses-devel.i686 ncurses-libs.i686 & \
    yum clean all
FROM base AS guartus-build
ARG INSTALL_DIR
ADD Ouartus-web-13.0.1.232-linux.tar /home
WORKDIR /home
RUN ./setup.sh --mode unattended --unattendedmodeui minimal --installdir ${INSTALL DIR} --disable-components guartus help.modelsim ae.max web.devinfo.arria web.cvclonev && \
    sed -i 's,linux_rh60,linux,g' /opt/altera/13.0sp1/modelsim ase/vco
RUN du -sh ${INSTALL DIR}
FROM base
ARG INSTALL DIR
COPY -- from=quartus-build ${INSTALL_DIR} ${INSTALL_DIR}
RUN vum install -v python3 python3-pip && vum clean all
ENV PATH="${INSTALL_DIR}/quartus/bin:${INSTALL_DIR}/modelsim_ase/bin:${PATH}"
RUN pip3 install vunit-hdl==4.4.0 PvYAML
```

Example can be found under

https://gitlab.com/Elpra/fpga-verification-days-2020-examples/docker-example

Docker Example

Example - Create a container

Create, tag and push a image

(run in same directory as Dockerfile) docker build -t altera:v.1.2.3-latest . docker push altera:v.1.2.3-latest

Default Docker Repository

Images are pushed/pulled to/from *Docker Hub* by default. You can use a selfhosted repository, e.g. within Gitlab, to keep your images inhouse.



Docker Example

Example - Pull a container

Pull specific version from repository

docker pull altera: v.1.2.3-latest

Tags

This repository contains 5 tag(s).

Ingenieurbüro Tobias Baumann	FPGA development meets IEC 62304	September, 24th 2020 50
2018.1.0	۵	© 2 years ago
2018.2.0	۵	© 2 years ago
2018.2.1	۵	© 2 years ago
2019.1.0	۵	© 8 months ago
latest	۵	© 8 months ago

61

Docker Example Example - Run a application within a container

Call Docker

docker run -v \$(pwd):/project altera:1.1.0 /project/bin/run_tests.sh

- Creates a new container from image altera:1.1.0.
- Mounts UUT and testbench sources into container folder /home/project.
- Runs the run_tests.sh script within the container.



Table of Contents

Introductio

What is this presentation about and what not?What is IEC 62304?

Verification strategies and requirements coverage

- ullet Some example strategies from daily work
- Optimized verification strategies
- VUnit A HDL testing framework
- Example Projects
- Functional and Code Coverage
 - General Stuff
 - Modelsim / Questasim Example
 - Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
- 5 Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool

Summary and Book Recommendations

What is build automation?

What is build automation?

Build automation is the process of automating the creation of a software build and the associated processes. Including:

- Running automated tests / verification automation
- Source code compiling
- Packaging and releasing

Famous build automation servers available:

- Gitlab CI
- Jenkins / Hudson
- Github Actions & Travis CI

My favorite is ...

... Gitlab - but every tool is better than avoiding build automation.

Build automation with Gitlab CI - A mighty Tool!

What is Gitlab CI?

- It's part of Gitlab which manages projects builds / verification / release jobs and provides a nice user interface.
- Gitlab Runners are decentralized applications which are polling Gitlab CI via its API to check periodically if there is a new job available.
- If a new job is available, the Runner checks out the code and runs the given jobs in a defined pipeline.
- If a job has finished, job artefacts are uploaded and are available within Gitlab CI.
- The CI configuration is part of the repository, described in .gitlab-ci.yml and therefore versioned within the development process. That is what IEC 62304 wants from you. ;-)



.gitlab-ci.yml Example

```
stages:

    build

    pre-test

    test

     post synthesis model:
       stage: build
       image: registry.elpra.dev/development/docker-repo/quartus:13.0sp1-1.0.0
       before script:
         - vum install -v git
   \nabla
       script:

    bin/prepare

   -
       artifacts:
         expire in: 2 days
         when: always
         paths:
            - some artefacts
   sim models: &test-template
20
       stage: pre-test
       image: elpra/ghdl:altera
       needs: []
       variables:
   -
         RUN_SCRIPT: tests/model_tests/run.py
   -
       script:
         - python3 $RUN SCRIPT --export-ison results.ison
         - python3 $RUN SCRIPT --clean -v -x results.xml
       artifacts:
         expire_in: 2 days
         when: always
         reports:
            junit:
            - ./results.xml
```

Effective Software Configuration Management Gitlab CI pipeline



Gitlab CI pipeline - Example

Our counter example in a Gitlab CI process ...

https://gitlab.com/Elpra/fpga-verification-days-2020-examples/gitlab-ci-example

Table of Contents

Introductio

What is this presentation about and what not?What is IEC 62304?

Verification strategies and requirements coverage

- ullet Some example strategies from daily work
- Optimized verification strategies
- VUnit A HDL testing framework
- Example Projects
- Functional and Code Coverage
 - General Stuff
 - Modelsim / Questasim Example
- Verification Environments (using Docker)
 - Optimizing repoducibility for verification environments
- Effective Software Configuration Management
 - What is test-, build- automation?
 - Using Gitlab as SCM tool

6 Summary and Book Recommendations

- A very, very little about IEC 62304.
 - \Rightarrow The whole standard is pretty complex. If you are further interested, maybe a training at <code>https://www.johner-institut.de/</code> is the right thing for you.
- VUnit is a great testing framework to manage HDL testbenches. We also saw that Python (which VUnit is based on) is generally a good idea for test automation and requirements coverage (which is prescribed by IEC 62304)
- Functional and code coverage helps us to define acceptance criteria which we need to define our verification goals.
- Docker helps us to create reproducible development, verification and release environments.
- To unify all this great tools we should automate them within our SCM (e.g. Gitlab). Our longterm target should be: Create an environment where we get a deliverable product with every commit (including documentation!).

Book Recommendations

Some further literature I can really recommend



- "Basiswissen Medizinische Software" (Johner et al.): Great book when starting to deal with medical software engineering and project leading.
- "*The DevOps Handbook*" (Kim et al.): The standard piece of literature for DevOps principles which I can highly recommend.
- "*The Phoenix Project*" (Kim et al.): Entertainment and education it's a **novel** and a pleasure to read. Ideally read it before looking into *The DevOps Handbook*.

Let me know if you ...

- ... have any more questions (please use thee Q&A Session).
- ... liked the presentation and want to dig deeper.
- ... disliked the presentation. Any feedback is appreciated.